CAHILL, SUTTON & THOMAS P.L.C.
155 Park One
2141 East Highland Avenue
Phoenix, Arizona 85016
(602) 956-7000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. <u>5833-A-11</u>

Date <u>MAY 19, 2000</u>

Express Mail Mailing Label No. TB88559239X US
Date of Deposit: MAY 19, 2000
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Marvin A. Glazer

Date

BOX PATENT APPLICATION
Hon. Commissioner of Patents
and Trademarks
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s) : Peter Elenius and Hong Yang

For: " SOLDER BAR FOR HIGH POWER FLIP CHIPS"
Enclosed are:

<u>X</u> 5 sheets of informal drawings

<u>X</u> Declaration and Power of Attorney

__X__ Specification (incl. claims and abstract).

__X__ Assignment

__X__ Form PTO-1595 Recordation Form Cover Sheet

____ Disclosure Statement

____ Form PTO-1449 (and copies of cited references)

CLAIMS AS FILED

Total
Claims   __22__ - 20 = __2__ x $18.00 = __$36.00__

Independent
Claims   __2__ - 3 = __0__ x $78.00 = __$0__

Basic Fee: __$690.00__

Total Filing Fee: __$726.00__

__X__   The Commissioner is hereby authorized to charge any additional fees which may be
required by this paper to Deposit Account No. 03-0088 and to credit any overpayment to
this Deposit Account. Two (2) duplicate copies of this sheet are enclosed.

__X__   A check in the amount of $766.00 ($726.00 to cover the filing fee and $40.00 for the
recordation fee) is enclosed.

Marvin A. Glazer
Reg. No. 28,801

2

SOLDER BAR FOR HIGH POWER FLIP CHIPS

Background of the Invention

Field of the Invention:

The present invention relates generally to flip chip integrated circuits, and more particularly, to flip chip type solder joints capable of carrying greater currents at lower current densities.

Description of the Relevant Art:

Flip chip surface mount technology is well known in the semiconductor industry for simplifying the packaging and interconnection of integrated circuits. Typically, a series of circular (as viewed from above, or semi-spherical in three dimensions) solder bumps are formed upon the upper surface of an integrated circuit or other substrate in electrical contact with active or passive devices formed upon such substrate. Such solder bumps are then aligned with pads formed upon a second substrate to which the first substrate is to be mounted. The use of solder bumps to interconnect such flip chip integrated circuits to underlying support substrates is disclosed, for example, within U.S. Patent No. 5,261,593 to Casson, et al.; within U.S. Patent No. 5,220, 200 to Blanton; within U.S. Patent No. 5,547,740 to Higdon, et al.; and within U.S. Patent No. 5,564,617 to Degani, et al.

However, the need for conducting relatively high currents, particularly power and ground interconnections, through such solder bumps in high power applications poses a problem relating to solder and UBM (Under Bump Metal) electromigration, which can in turn present functional and reliability issues during the device operating life. Electromigration results in a separation of the elements of the solder joint and/or preferential movement of the UBM intermetallics through the solder joint. Typical flip chip solder bumps can experience early failures due to electromigration when exposed to a high current density at a given junction temperature.

When a current is applied through a solder interconnect, the potential exists for a segregation of the elements due to electromigration. An example of a 63Sn/37Pb flip chip solder bump in which electromigration has occurred is shown in the cross-sectional enlarged photograph of Fig. 1;

incidentally, the gap present between the silicon chip 20 and layer 22 labeled "Sn" is simply material that fell out during the cross sectioning process. In Fig. 1, the direction of the electron flow is from the silicon chip 20 to the copper pad 24 on the printed circuit board substrate 26. Typically, the worst electromigration is seen with this direction of electron flow, since the via on the silicon chip is smaller than the printed circuit board solder pad, and hence, the current density is highest at the silicon chip via. It may be seen in Fig. 1 that the Pb component (i.e., the darker-colored material 23) has completely migrated from a uniform distribution to a localized area on the top of the printed circuit board pad.

The critical factors for electromigration of flip chip solder bumps are (1) the solder bump temperature; (2) the via cross-sectional area; and (3) the current per bump. It is known that Pb migrates preferentially at temperatures greater than 125°C. It has also been observed that Sn migrates preferentially at near room temperature.

One method of reducing current density in flip chip circuits is to use two or more solder bumps to form parallel current-conducting paths. However, in a given flip chip design, there is typically a limited amount of area in which to position the solder bumps, even in a full-array type design. There are limits as to how close together such solder bumps can be arranged to avoid the violation of processing design rules, and the use of two or more solder bumps to form parallel connections is not a very effective use of the limited area available in which to make all necessary electrical interconnections. Another method of handling large currents is to use wire bonds instead of solder bumps, but this approach is not cost effective; it tends to increase the size of the integrated circuit die, and may not meet the inductance requirements of the application.

Accordingly, it is an object of the present invention to provide a relatively compact solder joint configuration which is compatible with conventional flip chip processing techniques and which effectively increases the cross-sectional area of the solder joint, thereby reducing current density, providing higher current-handling capacity, and improving device operating life, as compared with conventional flip chip solder bumps.

It is another object of the present invention to provide such a solder joint configuration that can be formed upon the same substrate as conventional solder bumps.

1   Still another object of the present invention is to provide such a solder joint configuration that

2   has a relatively uniform height.

3   Yet another object of the present invention is to provide such a solder joint configuration

4   wherein the height thereof is approximately equal to the height of a conventional solder bump

5   formed upon the same substrate.

6   A further object of the present invention is to provide a method for selecting the dimensions

7   of such a solder joint configuration in order to minimize variations in the height of such solder joint

8   configuration.

9   These and other objects of the present invention will become more apparent to those skilled

10   in the art as the description thereof proceeds.

11

12   Summary of the Invention

13   Briefly described, and in accordance with a preferred embodiment thereof, the present

14   invention is a solder bar formed upon the upper surface of a flip chip integrated circuit or other "first

15   substrate". The solder bar of the present invention is adapted to join a first electrical contact on the

16   first substrate to a second electrical contact on a second substrate. This solder bar replaces one or

17   more discrete solder bumps to effectively increase the cross-sectional area of the solder interconnect,

18   thereby reducing the current density in the solder. The solder bar includes first and second generally

19   circular solder pads that are formed upon the upper surface of the first substrate; these solder pads

20   may be patterned "under bump metal" (UBM) layers. Each of the first and second generally circular

21   solder pads has a predetermined diameter D, and the centers of such first and second generally

22   circular solder pads are spaced apart from each other by a spacing distance, or bar length, BL. A

23   solder bar pad is also formed upon the upper surface of the first substrate having a bar width BW and

24   connecting the first and second generally circular solder pads to each other. said second circular

25   solder pad; bar width BW is less than the diameter D of the first and second generally circular solder

26   pads.

27   The solder bar also includes a mass of solder having a volume VB formed over the first and

28   second generally circular solder pads and over the solder bar pad. The solder bar reaches a height

-3-

1 H1 above each of the centers of the first and second generally circular solder pads, and reaches a

2 height H2 above a midpoint of the solder bar pad. The values of diameter D, bar length BL, bar

3 width BW, and solder bar volume VB are selected in such a manner that heights H1 and H2 are

4 approximately equal to each other, thereby providing a solder joint of relatively uniform height. In

5 this regard, any difference between height H2 and height H1 should be less than 10% of height H2,

6 and preferably less than 5% of height H2.

7   As mentioned above, the aforementioned solder bar may advantageously be employed upon

8 the same substrate on which conventional solder bumps are formed. If such conventional solder

9 bumps are formed having a height H3, then it is preferred that height H1 and height H2 of the solder

10 bar are approximately equal to height H3. If such conventional solder bumps have a solder pad

11 diameter Dc, then the diameter D of the first and second generally circular solder pads of the solder

12 bar is preferably in the range of from substantially Dc to substantially 2 times Dc. If such

13 conventional solder bumps have a solder bump volume Vc, then the solder bar volume VB is

14 preferably in the range of from substantially 2 times Vc to substantially 5 times Vc.

15   The present invention also relates to a method of forming a raised solder mass used to

16 electrically interconnect a first substrate, such as a flip chip integrated circuit, to a second substrate

17 in order to reduce current density of current flowing within such raised solder mass. This method

18 includes the steps of providing a first substrate having an electrical contact upon an upper surface

19 thereof, and forming a solder bar upon the upper surface of said first substrate electrically-coupled to

20 such electrical contact for joining the same to a second electrical contact on a second substrate. In

21 forming such solder bar, one first forms first and second generally circular solder pads, each of a

22 predetermined diameter D, upon the first substrate. The centers of the first and second generally

23 circular solder pads are spaced from each other by a spacing distance, or bar length, BL. A bar pad

24 is formed having a predetermined bar width BW upon the first substrate connecting the first and

25 second generally circular solder pads to each other; bar width BW is less than predetermined

26 diameter D. A predetermined solder bar volume VB is formed over the first and second generally

27 circular solder pads and over the bar pad; solder bar volume VB reaches a height H1 above the

28 centers of the first and second generally circular solder pads, and reaches a height H2 above the

-4-

1   midpoint of the bar pad. The parameters diameter D, bar length BL, bar width BW, and solder bar

2   volume VB are selected in such manner that H1 and H2 are approximately equal to each other to

3   provide a solder bar of relatively uniform height.

4   The aforementioned method can include the additional step of forming conventional

5   generally circular (as viewed from above) solder bumps, each having a height H3, upon the first

6   substrate; in this event, the present method is preferably practiced in such a manner that height H1

7   and height H2 of the solder bar are approximately equal to height H3.

8   Assuming that conventional generally circular (as viewed from above) solder bumps are

9   formed upon the first substrate, and that such conventional generally circular solder bumps have a

10   solder pad diameter Dc, then the diameter D of the first and second generally circular solder pads of

11   the solder bar is preferably selected to be in the range of from substantially Dc to substantially 2

12   times Dc.

13   Assuming that conventional generally circular (as viewed from above) solder bumps are

14   formed upon the first substrate, and that such conventional generally circular solder bumps have a

15   solder bump volume Vc, then the solder bar volume VB is preferably selected to be in the range of

16   from substantially 2 times Vc to substantially 5 times Vc.

17   In order to select the proper values for solder bar volume VB, bar length BL, bar width BW,

18   and diameter D, computer software that implements a regression algorithm can be used to iteratively

19   compute proper values. For example, one may start by pre-selecting values for solder bar volume

20   VB, bar length BL, and bar width BW; next, an initial value for diameter D is selected, and resulting

21   values for H1 and H2 are computed using the computer model based upon the preselected values for

22   VB, BL, BW, and the initial value for D. If the computer model shows that H1 is greater than H2,

23   then diameter D is reduced, whereas if H1 is less than H2, then diameter D is increased. The

24   computer model is then run again in an iterative process until the computed values of H1 and H2

25   become approximately equal to each other. The resulting value for diameter D is then used to form

26   the first and second generally circular solder pads of the solder bar. Again, this method is preferably

27   practiced such that any difference between height H2 and height H1 is less than 10% of height H2;

28   ideally, the difference between height H2 and height H1 is less than 5% of height H2.

Alternatively, the method described in the preceding paragraph can be practiced by pre-selecting a different combination of parameters, such as diameter D, bar length BL, and bar width BW, and computing the value for solder bar Volume VB using a similar iterative process within the computer software model.

Brief Description of the Drawings

Fig. 1 is an enlarged photograph of a cross-section of a solder bump in which electromigration has caused a separation of the Sn and Pb components of the solder.

Fig. 2 shows a non-optimal rectangular configuration for a solder bar.

Fig. 3 is a three-dimensional graphic model of the solder bar resulting from the selection of the non-optimal rectangular configuration shown in Fig. 2.

Fig. 4 shows the basic layout and dimensions of the under bump metallization (UBM layer) for a solder bar configured in accordance with the present invention.

Fig. 5 is a three-dimensional graphic model of the solder bar resulting from the basic layout shown in Fig. 4 under optimal conditions wherein the height of the solder bar is relatively uniform along its length.

Fig. 6 is a three-dimensional graphic model of the solder bar resulting from the basic layout shown in Fig. 4, but wherein the height H1 above the centers of the generally circular solder pads is greater than the height H2 at the midpoint of the solder bar.

Fig. 7 is a three-dimensional graphic model of the solder bar resulting from the basic layout shown in Fig. 4, but wherein the height H1 above the centers of the generally circular solder pads is less than the height H2 at the midpoint of the solder bar.

Fig. 8 is a scanning electron microscope image of an actual near optimal solder bar constructed by applicants.

Fig. 9 is a graph showing the results of a computer model used to plot computed values of heights H1 and H2 relative to varying values for the radius of the generally circular solder pads of the solder bar.

Fig. 10 is a graphical representation of a regression algorithm used in conjunction with such

1 computer model to iterate toward a preferred value for the radius of the generally circular solder pads

2 of the solder bar.

3   Fig. 11 is an enlarged photograph of a portion of an integrated circuit having both

4 conventional circular (as viewed from above) solder bumps as well as solder bars constructed in

5 accordance with the present invention.

6   Fig. 12 is an enlarged photograph of the under-bump metallization (UBM layer) for two

7 solder bars constructed in accordance with the present invention.

8   Fig. 13 is an enlarged photograph of a substrate upon which has been formed both

9 conventional "circular" solder bumps as well as solder bars of the type described herein.

10   Fig. 14 is an enlarged photograph of a cross-section of a substrate upon which has been

11 formed both a conventional circular solder bump as well as a solder bar of the type described herein.

12   Fig. 15 illustrates an alternate embodiment of the present invention in the form of an

13 elongated solder bar having multiple circular UBM pads spaced along the length of the solder bar.

14

15 Detailed Description of the Preferred Embodiment

16   Before describing the preferred embodiment of the present invention, it may be helpful to

17 first consider a very basic, non-optimal structure for a solder bar. A simple rectangular UBM (Under

18 Bump Metal) structure 27 for a solder bar is shown in Fig. 2. In order to predict the results of using

19 such a configuration, a computer software model was used. One such computer model known by the

20 name "Surface Evolver" is available from the University of Minnesota Geometry Center, and can be

21 downloaded over the Internet via a Web page having the domain name

22 "http://geom.umn.edu/software/download/evolver.html". Using the rectangular layout shown in Fig.

23 2, and based upon the selection of a particular solder bar volume VB, the Surface Evolver computer

24 model results in a non-optimal solder bar profile 28 shown in Fig. 3. This simple solder bar structure

25 does not achieve the desired results, as the height of solder bar 28 is continuously changing over its

26 length. When this type of solder bar is assembled into a flip chip structure, the potential for

27 assembly defects will be high, assuming that solder bar 28 is attached to a solder pad (not shown) on

28 a printed circuit board (or other second substrate) of approximately the same size and configuration

1 as the UBM (see Fig. 2) used to form solder bar 28.

2   The Surface Evolver computer model was used in conjunction with experimental results to

3 successfully design and evaluate a number of options in Under Bump Metallurgy (UBM) dimensions

4 and solder volumes for solder bars. In order to create a more optimal solder bar, the simple solder

5 bar UBM configuration shown in Fig. 2 was modified with additional features to achieve a more

6 uniform solder profile. As shown in Fig. 4, a UBM structure for a solder bar was modeled that

7 consists of a rectangular section 30 extending between a first circular solder pad 32 and a second

8 circular solder pad 34, forming a dog-bone shape. Incidentally, the terms circular and generally

9 circular are used throughout this specification, and also within the following claims; those skilled in

10 the art will appreciate that the ends of the solder bar structure need not be entirely circular, and that

11 hexagons, octagons, other polygonal shapes, ovals, and other generally circular shapes may also be

12 used to approximate a circle; the term "generally circular" is intended to include such alternate

13 shapes. Within Fig. 4, the aforementioned dimensions diameter D (two times radius Rad), bar width

14 BW, and bar length BL, are shown.

15   The parameters used in the modeling of the solder bar configuration shown in Fig. 4 are:

16   BW   - the width of the rectangular section 30 between the circular pads 32 and 34;

17   BL   - the distance between the centers of circular pads 32 and 34;

18   Rad   - the radius of circular pads 32 or 34 (one-half the corresponding diameter D); and

19   VB   - the volume of solder applied to the solder bar structure.

20 An optimal solder bar has approximately the same height H1 when measured above the center of

21 circles 32 and 34 as the height H2 at the middle of the bar. Thus, the values for H1 and H2 are

22 defined as follows:

23   H1   - Height of solder at center of each circle

24   H2   - Height of the solder at the mid-point of the solder bar

25 A flatness rating for the solder bar is defined as (H2-H1)/H2; an ideal flatness rating would be zero

26 wherein H2 and H1 are identical. This flatness rating should be 10% or less , and is preferably 5%

27 or less to achieve reasonable uniformity of the height of the solder bar.

28   Fig. 5 is a graphical image plotted by the Surface Evolver computer model for a relatively

optimal solder bar 33 having the basic UBM configuration shown in Fig. 4. For the optimal solder bar shown in Figure 5, the flatness rating achieved was less than 5%. For purposes of comparison, two non-optimal cases are shown in Fig. 6 and Fig. 7. In Fig. 6, the radius Rad (and hence, the diameter D) of the circular end portions has been made too large, resulting in H1 > H2, and the solder bar 35 taking on a saddle-back type structure. In Fig. 7, the radius Rad (and hence, the diameter D) of the circles is too small, resulting in H1 < H2, and the solder bar 39 taking on a mounded shape. While the solder bar 39 shown in Fig. 7 is more uniform than that achieved with the simple non-optimal bar shown in Fig. 3, it is not sufficiently flat to be considered an optimal solder bar.

A scanning electron microscope image of an actual near-optimal solder bar 41 formed by applicants is shown in Fig. 8. This solder bar has a flatness rating of approximately 15%, with height H2 at the center of the solder bar being slightly less than height H1 above the centers of the circular end portions.

In practicing the method of the present invention, a regression algorithm is preferably used in conjunction with the Surface Evolver modeling software to obtain an optimized solder bar profile. Any of the four variables, bar width BW, bar length BL, diameter D, or solder bar volume VB, can be modified to obtain the optimal profile. The example described below fixes, or pre-selects, all variables except for the diameter D (or radius Rad) of the circular end portions of the solder bar. The response variables examined are the heights H1 and H2, described previously.

For the case modeled in Fig. 9, the values for the parameters held fixed were:

BW   - 80 microns

BL   - 400 microns

VB   - 2 x 10^{-5} cm^3.

It is seen in Fig. 9 that, as the radius Rad is varied from 100 to 150 microns, H2 (height of the center of the solder bar) varies from 230 to 10 microns. Over this same range, H1 (the height of the end circles) varies from 165 to 115 microns. The flatness rating (H2-H1)/H2 meets the 10% or less criteria when the radius of the circles is in the range of 128 through 138 microns. If the radius of the circles is constrained to the range of 131 to 135 microns, the flatness rating is 5% or less.

To arrive at the optimal solder bar dimensions, the following regression algorithm is used:

1. For a fixed VB, BW and BL, select a Rad value (Rad_1) to start the simulation, and calculate the solder bar heights $H1_1$ and $H2_1$;

2. If $H1_i > H2_i$ (where i =1, 2, 3, ….n), reduce the Rad_i to Rad_{i+1}, rerun the simulation, and calculate the next height values $H1_{i+1}$ and $H2_{i+1}$. Further reduce Rad_{i+1} if necessary until a reversed trend is found (i.e., $H1_{i+1} < H2_{i+1}$).

3. Once such a trend reversal is detected, compute an averaged value for Rad based upon the two previous values for Rad, i.e., use $Rad_{i+2} = (Rad_{i+1} + Rad_i)/2$, and calculate $H1_{i+2}$ and $H2_{i+2}$.

4. If $H1_{i+2} = H2_{i+2}$, then stop the simulation, and the desired Rad value has now been determined (Rad_{i+2}); otherwise go back to step 2.

5. A set of parameters is now determined for the solder bar structure at a given solder bar volume VB

A graphical representation of the regression algorithm described above is shown in Fig. 10.

A technical challenge necessary to meet the requirements of most applications is to incorporate the relatively large solder bar structure in the internal active areas of the device, while providing conventional flip chip solder bumps on the periphery. The described solder bars can advantageously be used for the higher-current power and ground portions of the interconnect, while the conventional flip chip solder bumps can still be used for the control and interface interconnections. In such instances, it is highly desirable to maintain the same solder bar height and solder bump height to facilitate the assembly of the device in a mixed solder bar and bump design. This objective assures a uniform fluxing of the solder interconnects, as well as a higher-yielding assembly process. Most flip chip fluxing techniques utilize a dip flux process that coats the solder bumps with 35-50 microns of flux. Most assembly processes can also tolerate a bump height deviation in the range of +/- 20 microns; preferably, the bump height deviation is maintained within the range of +/- 12 microns.

The solder bar technique described herein has been successfully applied to an actual flip chip integrated circuit. In this design, a continuous current of 3 amps had to be carried on several of the

vias. It was not possible to get an adequate number of standard solder bumps to fit in the allowable area, so the present solder bar technique was used instead. The application also required a number of inputs and outputs that needed to utilize a standard solder bump. One of the challenges in this design was obtaining a consistent height between the flip chip solder bumps and the solder bars. A view of a portion of this chip is shown in Figure 11, wherein two solder bars identified by reference numerals 36 and 37 are formed on a large wire bond pad 43, and a conventional solder bump is identified by reference numeral 38. After the UBM deposition and patterning, the two solder bars on the large wire bond pad appear as shown in Fig. 12. The outer line 40 of the "barbell" or "dog-bone" shape is the patterned UBM, while the inner line 42 is the passivation opening in the SiN passivation layer to the underlying final metal bond pad 43.

A top view of the solder bar and solder bumps formed on a target wafer is shown in Fig. 13. It is seen that both the solder bars and conventional solder bumps are well formed. The bright surfaces at both the top of the bumps and the top of the solder bars indicate that the surfaces are at approximately the same height. The top surface of the solder bar is planar over a distance of 330 microns as measured and written on the lower solder bar. As previously described, it is desirable that, for mixed solder bars and solder bumps, the two structures have the same or similar heights. In Fig. 14, a cross section of a solder bar 44 and solder bump 46 is shown. A reference line 48 is also shown in Fig. 14. When comparing solder bar 44 and solder bump 46 to the reference line, it is seen that they are approximately the same height. The actual measurement for this case was approximately a 10 micron delta between the height of solder bar 44 and the height of solder bump 46. While adequate for flip chip assembly of this device, additional optimization could be done for the solder deposition parameters for either the solder bar or solder bump to further reduce this nominal variation in height.

Referring again to Fig. 12, the large wire bond pad 43 measures approximately 675 x 675 microns. To maintain a common solder bump size for the chip, a conventional solder bump with a 150 micron UBM diameter is required. If a 150 micron UBM solder bump is used on the large wire bond pad 35, a maximum of 4 such bumps could be placed on the pad in a 300 x 300 micron array. Following the solder bump design rules used by the assignee of the present invention, the maximum

-11-

via size that could be used would be 130 microns. Therefore, for the four solder bumps, the cross sectional area of the vias would collectively be 53,100 micron^2.

The solder bars used in the design shown in Figs. 11 and 12 have circle diameters D of 230 microns, a bar width BW of 135 microns and a pitch or bar length BL between the circular portions of 375 microns. This results in a cross sectional area for the via in each bar of 85,950 micron^2, or a total of 171,900 micron^2 for the two solder bars. Thus, the use of the two solder bars 36 and 37 represents an increase of via cross sectional area of 3.2 times that possible using four standard solder bumps as described above.

If the requirement for this pad is to have a continuous current of 3 amps at 115°C average bump temperature, then the modeled mean time to failure (MTTF) is 2,932 hours for the case of the four conventional flip chip solder bumps, in accordance with Brandenburg, Scott, et al.,"Electromigration Studies of Flip Chip Solder Joints," *Proceedings Surface Mount International 1998*, San Jose, CA, September 1998. In the case of the solder bars 36 and 37 of Figs. 11 and 12 described above, and for the same conditions, the modeled MTTF is 24,900 hours, or an increase of 8.5 times that of the case of the four conventional solder bumps. This significant increase in reliability is due to current density being reduced from 5,650 amps/cm^2 for the solder bump case to 1,700 amps/cm^2 for the solder bars.

Fig. 15 illustrates the under-bump metallization (UBM layer) for an alternate embodiment of the present invention wherein an elongated solder bar is formed by providing a series of three or more circular UBM pads spaced along the length of the solder bar, and wherein adjacent circular pads are interconnected by uniform width connecting rectangular bars. Within Fig. 15, four circular UBM pads 50, 52, 54 and 56 are arranged along a longitudinal axis in co-linear fashion. Circular UBM pads 50 and 52 are interconnected by rectangular bar 58; circular UBM pads 52 and 54 are interconnected by rectangular bar 60; and circular UBM pads 54 and 56 are interconnected by rectangular bar 62. This technique can be used to form relatively long (i.e., 3 mm. or more) solder bars, as might be used for power and ground interconnects to a substrate. The method of modeling such structures is similar to that already described above in conjunction with Fig. 4, except that the Surface Evolver model is somewhat more complicated due to the more complex shape of the

1 structure being modeled. The model is again run through an iterative process until the height of the

2 solder bar intermediate adjacent circular pads is approximately equal to the height of the solder bar

3 above the center of each circular pad.

4 Those skilled in the art will now appreciate that a solder bar configuration, and a method of

5 forming such a solder bar, have been described which provide a relatively compact solder joint

6 configuration that is compatible with conventional flip chip processing techniques and which

7 effectively increases the cross-sectional area of the solder joint as compared with conventional flip

8 chip solder bumps. These solder bars reduce current density, allow for higher current-handling

9 capacity, and improve device operating life, as compared with conventional flip chip solder bumps.

10 It will also be appreciated that such solder bars can be formed upon the same substrate as

11 conventional solder bumps. Those skilled in the art will also appreciate that the present specification

12 discloses a method of designing such solder bars, by adjusting the key parameters (D, BL, BW, and

13 VB), to have a relatively uniform height, and that such height can be selected to be approximately

14 equal to the height of a conventional solder bump formed upon the same substrate. This same height

15 capability allows for a high yielding flip chip assembly process of high power devices. While the

16 present invention has been described with respect to a preferred embodiment thereof, such

17 description is for illustrative purposes only, and is not to be construed as limiting the scope of the

18 invention. For example, while the present invention has been described with respect to flip chip

19 integrated circuits, it may be applied to other microelectronics structures, such as solder sealing rings

20 and solder interconnects for chip scale packages (CSPs) and ball grid arrays (BGAs). Various

21 modifications and changes may be made to the described embodiment by those skilled in the art

22 without departing from the true spirit and scope of the invention as defined by the appended claims.

23

24

25

26

27

28

We claim:

1. A method of forming a raised solder mass used to electrically interconnect a first substrate to a second substrate in order to reduce current density for current flowing within such raised solder mass, the method comprising the steps of:

    a. providing a first substrate, said first substrate having at least one electrical contact upon an upper surface thereof;

    b. forming a solder bar upon the upper surface of said first substrate, the solder bar being electrically-coupled to the at least one electrical contact with for joining said at least one electrical contact to a second electrical contact on a second substrate, said step of forming the solder bar including the further steps of:

        i. forming first and second generally circular solder pads each of a first predetermined diameter D upon the first substrate, each of the first and second generally circular solder pads having a center, and spacing the centers of the first and second generally circular solder pads at a predetermined spacing distance BL from each other;

        ii. forming a bar pad of a first predetermined bar width BW upon the first substrate connecting the first circular solder pad to the second circular solder pad, the first predetermined bar width BW being less than the first predetermined diameter D;

        iii. forming a predetermined solder bar volume VB over the first and second generally circular solder pads and over the bar pad, the solder bar volume VB reaching a height H1 above the centers of the first and second generally circular solder pads, and reaching a height H2 above a midpoint of the bar pad; and

        iv. selecting predetermined diameter D, spacing distance BL, predetermined bar width BW and solder bar volume VB in such manner that H1 and H2 are approximately equal.

2. The method recited by claim 1 including the further step of forming conventional generally circular (as viewed from above) solder bumps upon the upper surface of the first substrate, the conventional generally circular solder bumps having a height H3, and wherein height H1 and height H2 of the solder bar are approximately equal to height H3.

-14-

3. The method recited by claim 2 wherein the conventional generally circular solder bumps have a particular solder pad diameter Dc, and wherein the diameter D of the first and second generally circular solder pads of the solder bar is in the range of from substantially Dc to substantially 2 times Dc.

4. The method recited by claim 2 wherein the conventional generally circular solder bumps have a particular solder bump volume Vc, and wherein the solder bar volume VB is in the range of from substantially 2 times Vc to substantially 5 times Vc.

5. The method recited by claim 1 wherein the volume of solder bar volume VB, the spacing distance BL, and bar width BW are preselected, and wherein the step of forming the solder bar includes the steps of:

    a. selecting an initial value of diameter D;

    b. computing values for H1 and H2 based upon the preselected values for VB, BL, BW, and the initial value for D;

    c. reducing diameter D if the result of step b. is that H1 is greater than H2, and increasing diameter D if the result of step b. is that H1 is less than H2;

    d. repeating steps b. and c. in an iterative process until the computed value of H1 becomes approximately equal to the computed value of H2; and

    e. using the value for diameter D determined by step d. to form the first and second generally circular solder pads of the solder bar.

6. The method recited by claim 5 wherein computing step b. is performed by a computer running computer software that implements a regression algorithm.

7. The method recited by claim 1 wherein the diameter D, the spacing distance BL, and bar width BW are preselected, and wherein the step of forming the solder bar includes the steps of:

a. selecting an initial value of solder bar Volume VB;

b. computing values for H1 and H2 based upon the preselected values for D, BL, BW, and the initial value for VB;

c. changing solder bar volume VB, repeating step b., and determining whether such change in solder volume VB decreases the difference between the computed values for H1 and H2;

d. repeating steps b. and c. in an iterative process until the computed value of H1 becomes approximately equal to the computed value of H2; and

e. using the value for solder bar volume VB determined by step d. to form the solder bar.

8. The method recited by claim 7 wherein computing step b. is performed by a computer running computer software that implements a regression algorithm.

9. The method recited by claim 1 wherein the first substrate is a flip-chip integrated circuit.

10. The method recited by claim 1 wherein any difference between height H2 and height H1 is less than 10% of height H2.

11. The method recited by claim 10 wherein any difference between height H2 and height H1 is less than 5% of height H2.

12. The method recited by claim 1 wherein the diameter D, the spacing distance BL, and the solder bar volume VB are preselected, and wherein the step of forming the solder bar includes the steps of:

a. selecting an initial value of bar width BW;

b. computing values for H1 and H2 based upon the preselected values for D, BL, VB, and the initial value for BW;

c. reducing bar width BW if the result of step b. is that H1 is greater than H2, and increasing bar width BW if the result of step b. is that H1 is less than H2;

d. repeating steps b. and c. in an iterative process until the computed value of H1 becomes approximately equal to the computed value of H2; and

e. using the value for bar width BW determined by step d. to form the bar pad of the solder bar.

13. The method recited by claim 12 wherein computing step b. is performed by a computer running computer software that implements a regression algorithm.

14. The method recited by claim 1 wherein the diameter D, the bar width BW, and the solder bar volume VB are preselected, and wherein the step of forming the solder bar includes the steps of:

a. selecting an initial value of spacing distance BL;

b. computing values for H1 and H2 based upon the preselected values for D, BW, VB, and the initial value for BL;

c. increasing spacing distance BL if the result of step b. is that H1 is greater than H2, and decreasing spacing distance BL if the result of step b. is that H1 is less than H2;

d. repeating steps b. and c. in an iterative process until the computed value of H1 becomes approximately equal to the computed value of H2; and

e. using the value for spacing distance BL determined by step d. to form the bar pad of the solder bar.

15. The method recited by claim 14 wherein computing step b. is performed by a computer running computer software that implements a regression algorithm.

16. A solder bar formed upon an upper surface of a first substrate, the first substrate having a first electrical contact, said solder bar being adapted to join the first electrical contact to a second electrical contact on a second substrate, said solder bar comprising in combination:

a. a first generally circular solder pad formed upon the upper surface of the first substrate, the first generally circular solder pad having a center, and having a first predetermined diameter D;

-17-

b. a second generally circular solder pad formed upon the upper surface of the first substrate, the second generally circular solder pad having a center, and having said first predetermined diameter D, the center of said second generally circular solder pad being spaced from the center of said first generally circular solder pad by a predetermined spacing distance BL;

c. a solder bar pad of a first predetermined bar width BW formed upon the upper surface of the first substrate connecting said first circular solder pad to said second circular solder pad, the first predetermined bar width BW being less than the first predetermined diameter D;

d. a mass of solder having a solder bar volume VB formed over the first and second generally circular solder pads and over said solder bar pad to form said solder bar, the solder bar volume VB reaching a height H1 above the centers of said first and second generally circular solder pads, and reaching a height H2 above a midpoint of said solder bar pad;

e. wherein the values for predetermined diameter D, spacing distance BL, predetermined bar width BW, and solder bar volume VB are selected in such manner that H1 and H2 are approximately equal.

17. The apparatus recited by claim 16 wherein conventional generally circular (as viewed from above) solder bumps are also formed upon the upper surface of the first substrate, the conventional generally circular solder bumps having a height H3, and wherein height H1 and height H2 of said solder bar are approximately equal to height H3.

18. The apparatus recited by claim 17 wherein the conventional generally circular solder bumps have a particular solder pad diameter Dc, and wherein the diameter D of said first and second generally circular solder pads of said solder bar is in the range of from substantially Dc to substantially 2 times Dc.

19. The apparatus recited by claim 17 wherein the conventional generally circular solder bumps have a particular solder bump volume Vc, and wherein the solder bar volume VB is in the range of from substantially 2 times Vc to substantially 5 times Vc.

-18-

20. The apparatus recited by claim 16 wherein said first substrate is a flip-chip integrated circuit.

21. The apparatus recited by claim 16 wherein any difference between height H2 and height H1 is less than 10% of height H2.

22. The apparatus recited by claim 16 wherein any difference between height H2 and height H1 is less than 5% of height H2.

Abstract of the Disclosure

A solder bar compatible with conventional flip chip technology fabrication methods for high power/high current applications includes first and second generally circular solder pads of diameter D formed upon a substrate and connected by a solder bar pad of width BW. The centers of the generally circular solder pads are spaced apart by distance BL (bar length). A mass of solder having volume VB is formed over the first and second generally circular solder pads and over the solder bar pad to form a dog-bone shaped solder bar. The solder bar reaches height H1 above the centers of the first and second generally circular solder pads, and reaching height H2 above the midpoint of the solder bar pad. The values for diameter D, bar length BL, bar width BW, and solder volume VB are selected in such manner that H1 and H2 are approximately equal. Conventional circular (as viewed from above) solder bumps can be formed upon the same substrate; in this case, heights H1 and H2 are made approximately equal to the height of the conventional solder bumps.

FIG. 1

FIG. 2


FIG. 3

FIG. 4

FIG. 5

FIG. 6

FIG. 7


FIG. 8

FIG. 9

FIG. 10



FIG. 11

FIG. 12

FIG. 13

FIG. 14

FIG. 15

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed in an application entitled **"SOLDER BAR FOR HIGH POWER FLIP CHIPS"**

the specification of which _X_ is attached hereto. _ was filed on _____ and assigned Application Serial No. _____ and was amended on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>

Priority claimed

| _____ | _____ | _____ | _____ | _____ |
| (Number) | (Country) | (Date filed) | Yes | No |

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint:

William C. Cahill, Reg. No. 19,742; C. Robert von Hellens, Reg. No. 25,714; Charles R. Hoffman, Reg. No. 26,556; Marvin A. Glazer, Reg. No. 28,801; and Thomas G. Watkins III, Reg. No. 27,964;

1

my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Address all telephone calls to: Marvin A. Glazer, (602) 956-7000.

Address all correspondence to: CAHILL, SUTTON & THOMAS, P.L.C.
                                 Attn: Marvin A. Glazer
                                 155 Park One
                                 2141 East Highland Avenue
                                 Phoenix, Arizona 85016

Wherefore I request that Letters Patent be granted to me for the invention or discovery described and claimed in the above-identified patent application.

Inventor's signature_____ Date _19 May 2000_
Full name of sole or first inventor__PETER ELENIUS_
Residence_____9885 E. Cochise, Scottsdale, Arizona 85258_
Post Office Address_____9885 E. Cochise, Scottsdale, Arizona 85258_
Citizenship_U.S._

Inventor's signature_____ Date _19 May 2000_
Full name of second inventor__HONG YANG_
Residence___11139 Caminito Alvarez_
Post Office Address_____San Diego, California 92126_
Citizenship_U.S_

2